CSE 378 Spring 2007

CSE Home

About Us

Search

Contact Info

Home Administrative  Syllabus  Office Hours  Mailing List  Wiki Assignments  Reading  Homework  Labs  Exams Resources  Lecture Slides  Handouts  MIPS Resources  AHDL Resources Anonymous Feedback  Feedback Form

General How to program the boards Part 1: Active HDL Part 2: Synthesis Part 3: Implementation Part 4: Impact lib378 Documentation Verilog Tutorial Active HDL Common Tips and Tricks Synplify Types of warnings during synthesis Xilinx ISE/Impact Reprogramming Block RAMs

	Computer Science & Engineering University of Washington Box 352350 Seattle, WA  98195-2350 (206) 543-1695 voice, (206) 543-2969 FAX [comments to Shen]