This course will cover the architecture of the single-chip microprocessor: instruction set design and processor implementation (pipelining, multiple issue, speculative execution). Memory hierarchy: on-chip and off-chip caches, TLB's and thei r management, virtual memory from the hardware viewpoint. I/O devices and control: buses, disks and RAIDs. Shared-memory multiprocessors and cache coherence. |
|
Instructor:
Susan Eggers
eggers@cs
Office: 315 Sieg
Hall
Office Hours by
appointment |
TA:
Evan Welbourne
evan@cs
Office: 226a Sieg
Hall
Office Hours by
appointment |
|
|
Please submit
anonymous feedback to Professor
Eggers or Evan here.
|
|
|
|