An illustration of superpipelining

IF IS RF EX DF DS TC WB

IF selection of PC; Start access Icache

IS Complete instruction fetch

RF Decode, register fetch; forwarding detection etc.

EX Execution

DF and DS data cache access

TC data cache hit check

WB write back