Verilog: What we skipped...
Simulation
- from Verilog directly
- with delays
RTL synthesis
- Functional logic specifies operations
- Explicit resource sharing
Behavioral synthesis
- All logic inferred by compiler
- Derived FSMs
- Often more logic and/or slower than necessary