Verilog synthesis

• Last lecture: FSMs in Verilog

• Today

  • Finish FSMs in Verilog
  • Synthesis
  • Some loose ends

Next slide

Back to first slide

View graphic version