Verilog
Supports structural and behavioral descriptions
Structural
- explicit structure of the circuit
- e.g., each logic gate instantiated and connected to others
Behavioral
- program describes input/output behavior of circuit
- many structural implementations could have same behavior
- e.g., different implementation of one Boolean function