PPT Slide
Cascading edge-triggered flip-flops (cont'd)
Why this works
- propagation delays far exceed hold times
- clock width constraint exceeds setup time
- this guarantees following stage will latch current valuebefore it is changes to new value
assumes infinitely fast distribution of the clock