Sequential logic
5 – Sequential Logic
© 1996 Gaetano Borriello
Sequential circuits
simple circuits with feedback
latches
edge-triggered flip-flops
Timing methodologies
cascading flip-flops for proper operation
clock skew
Asynchronous inputs
metastability and synchronization
Basic registers
shift registers
1
Next slide
Back to first slide
View graphic version