PPT Slide

5 � Sequential Logic

� 1996 Gaetano Borriello

Cascading edge-triggered flip-flops

• Shift register

  • new value goes into first stage
  • while previous value of first stage goes into second stage
  • consider setup/hold/propagation delays (prop must be > hold)

27

IN

Q0

Q1

CLK

100

Previous slide

Next slide

Back to first slide

View graphic version