PPT Slide
Edge-triggered flip-flops
More efficient solution
- only 6 gates
- sensitive to inputs only near edge of clock signal (not while high)
negative edge-triggered D flip-flop (D-FF)
must respect setup and hold time constraints to successfullycapture input
characteristic equationQ(t+1) = D