PPT Slide

5 – Sequential Logic

© 1996 Gaetano Borriello

Edge-triggered flip-flops (cont'd)

• Step-by-step analysis

19

when clock goes high-to-low

data is latched

when clock is low

data is held

Previous slide

Next slide

Back to first slide

View graphic version