Gate level implementation of muxes

3 – Combinational Logic Implementation

© 1996 Gaetano Borriello

33

• 2:1 mux

• 4:1 mux

Previous slide

Next slide

Back to first slide

View graphic version