PPT Slide
3 – Combinational Logic Implementation
Large multiplexers can be implemented by cascading smaller ones
control signals B and C simultaneously choose one of I0, I1, I2, I3 and one of I4, I5, I6, I7
control signal A chooses which of the upper or lower mux's output to gate to Z
alternative implementation