Two-level logic using NAND gates

3 – Combinational Logic Implementation

© 1996 Gaetano Borriello

• Replace minterm AND gates with NAND gates

• Place compensating inversion at inputs of OR gate

3

Previous slide

Next slide

Back to first slide

View graphic version