CSEP 548 Spring 2009

Retro prof in the lab

University of Washington Computer Science & Engineering

CSEP 548 Spring 2009

	Home

Administrative
	Schedule
	Audio/Video
	Extra reading
	Academic Misconduct

Anonymous Feedback
	Feedback Form

Note: this schedule is subject to change when you least expect it.

Submit all reading and homework assignments electronically via Catalyst.

Lecture	Date	Topics	Textbook Reading	Paper Assignment	Slides	Homework
	30 March	no class
1	6 April	Introduction and Metrics	1.1-1.8	none	Overview (annotated) Intro (annotated) Metrics (annotated)
2	13 April	Instruction Set Architectures	Appendix B, Appendix J.2 (RISC ISAs) and J.3 (x86)	Colwell et al. - Instruction Sets and Beyond Optional: Wulf - Compilers and Computer Architecture	ISAs
3	20 April	Intro to Quantum Computing, Pipelining Review and Branch Prediction	skim Appendix A, 2.1-2.9	Evers et al. - An Analysis of Correlation and Predictability	Quantum Computing (annotated) Pipelining (annotated)	Homework #1 out
4	27 April	ILP part 2		Kessler - The Alpha 21264 Microprocessor Optional: Smith & Sohi - The Microarchitecture of Superscalar Processors	Branch Prediction Superscalar Execution Instruction Scheduling (annotated)	Homework #2 out
5	4 May	ILP part 3 (Dynamic Scheduling), Simultaneous Multithreading, Data Level Parallelism	Chapter 3	Tullsen et al. - Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor	Multithreading (annotated) Data Level Parallelism	Homework #1 due
6	11 May	Memory Hierarchy	Appendix C, Chapter 5	Jouppi - Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers	Memory Hierarchy (annotated more) Virtual Memory and I/O	~~Homework #2 due~~ Homework #3 out
7	18 May	Multiprocessors	4	Lamport - How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs Optional: Adve & Gharachorloo - Shared Memory Consistency Models: A Tutorial	Memory Hierarchy 2 Multiprocessors (annotated more)	Homework #2 due Homework #4 out
	25 May	Memorial Day - no class				Homework #3 due
8	1 June	Multiprocessors part 2		Gharachorloo et al. - Two Techniques to Enhance the Performance of Memory Consistency Models
9	8 June	Binary Translation, Virtualization, What's Next?		Optional: Dehnert et al. - The Transmeta Code Morphing Software	Virtual Machines	Homework #4 due


	Computer Science & Engineering University of Washington Box 352350 Seattle, WA 98195-2350 (206) 543-1695 voice, (206) 543-2969 FAX [comments to Joe]