Write-through Coherency
State diagrams show the protocol ...
States on cache line ...
V is valid
I is invalid
Transitions ...
Red is processor initiated
Blue is bus initiated
Labeling A/B ...
If A is observed
Then transaction B
is generated
Previous slide
Next slide
Back to first slide
View graphic version