Basic Architecture of SMP
Buses are good news and bad news
The (memory) bus is a point all processors can “see” and thus be informed of what is happening
A bus is serially used, so can be a bottleneck
Memory
•••
I/O
Devices
Previous slide
Next slide
Back to first slide
View graphic version