DRAM refresh

store 0

time

V

Vhigh

Vlow

store 1

refresh 1

• Assert RAS' to refresh row

  • Reads data and writes it back
  • Takes ~1% of DRAM cycles

Previous slide

Next slide

Back to first slide

View graphic version