Technology Mapping
Process of transforming logic network so that all nodes can be directly implemented with an available component directed toward area or speed optimization
Requires library of available gates
- permutations of inputs (e.g., a•b + c – a and b can be switched)
- area and delay for each library gate