DES

• Last lecture: Synthesis

  • Finished FSMs
  • Verilog synthesis
  • Some loose ends

• Today

  • DES primer
    • Derived from http://www.zolatimes.com/V2.28/DES.htm

Next slide

Back to first slide

View graphic version