Arithmetic synthesis

+

+

+

a

b

c

d

+

+

+

a

b

c

d

• Parenthesis can indicate circuit structure

  • Synopsis will insert fast-carry adders
    • Won’t minimize design after inserting adders (a + b) + (c + d) versus a + b + c + d

Previous slide

Next slide

Back to first slide

View graphic version