Synchronous Mealy FSMs

• Register the output

always @(posedge clk) begin state <= f(state, inputs); Mealy_out <= f(state, inputs);end

Previous slide

Next slide

Back to first slide

View graphic version