1-always Moore FSM (not recommended!)

module reduce (clk, reset, in, out); input clk, reset, in; output out; reg out; reg [1:0] state; // state register parameter zero = 0, one1 = 1, two1s = 2;

• Reduce 1s again

Continued next page

Previous slide

Next slide

Back to first slide

View graphic version