Using Verilog

• Describe components using Verilog

  • Combinational logic
  • Registers
  • Finite state machines

• Synthesized Verilog

  • FPGA Express (Synopsys)

• Simulate after synthesis

Previous slide

Next slide

Back to first slide

View graphic version