Levels of abstraction

• Verilog supports 4 description levels:

  • Switch
  • Gate
  • Dataflow
  • Algorithmic

• Can mix & match levels in a design

• Designs that combine dataflow and algorithmic constructs and synthesize are called RTL

  • Register Transfer Level

structural

behavioral

Previous slide

Next slide

Back to first slide

View graphic version