Verilog for

• for is similar to C

• for statement is executed at compile time

  • result is all that matters, not how result is calculated

// simple encoder

module encode (A, Y);

input [7:0] A; // 8-bit input vector

output [2:0] Y; // 3-bit encoded output

reg [2:0] Y; // target of assignment

integer i; // Temporary variables for program only

reg [7:0] test;

always @(A) begin

test = 8b’00000001;

Y = 3’bX;

for (i = 0; i < 8; i = i + 1) begin

if (A == test) Y = N;

test = test << 1;

end

end

endmodule

Previous slide

Next slide

Back to first slide

View graphic version