Verilog casex

• Like case, but cases can include ‘X’

  • X bits not used when evaluating the cases

Previous slide

Next slide

Back to first slide

View graphic version