Xilinx FPGA Adder Example

Cout

Cout

3 CLB solutionsingle CLB delay for Cout of second bit

2 CLB solutiondouble CLB delay for Cout of second bit

• Example

  • 2-bit binary adder - inputs: A1, A0, B1, B0, CIN  outputs: S0, S1, Cout

Previous slide

Next slide

Back to first slide

View graphic version