Steam-powered Turing Machine University of Washington Computer Science & Engineering
 CSE 378 Fall 2006
  CSE Home     CSE 378 Fall 2006  About Us    Search    Contact Info 

 Home
Administrative
 Syllabus
 Office Hours
 Mailing List
Assignments
 Reading
 Homework
 Labs
 Exams
Resources
 Lecture Slides
 Handouts
 Wiki
 MIPS Resources
 AHDL Resources
Anonymous Feedback
 Feedback Form
   

Programming the Boards - Part 1: Active HDL

Important: You will only need to be on a workstation with an XUP board for Part 4 of this guide. Please do NOT use workstations with XUP boards until you have reached that point.

Step 1: Setting up a Workspace
If this is your first time using Active HDL or you would like a new workspace for this class, start Active HDL and follow this section. Otherwise, simply skip ahead to Step 2.

When you first start Active HDL 7.1, you will be prompted with a license configuration. Make sure that the product configuration states "Plus Edition (PE-Verilog)". You should not need to modify the rest of the settings.


Active HDL Startup Screen

Once ActiveHDL has started, select "Create new workspace" and click OK. This will then bring up the New Workspace screen. Name your workspace and make sure that "Add New Design to Workspace" is checked if you wish to add a design at this time. You will want to make sure that the workspace is located somewhere that will not be erased when you log out, such as on Z:. When you are done, click OK.


Active HDL New Workspace Screen

If you selected the option to add a new design, you will now be presented with the New Design Wizard. If not, you will now have an empty workspace.

Step 2: Setting up a design with proper flow settings

When creating a new design, you will initially be presented with the New Design Wizard. Pick the option "Create an Empty Design with Design Flow" and make sure that the option to "Add Design to Current Workspace" is selected. When you are done, click Next.


Active HDL New Design Wizard

The next screen that you will see lists the tools that will be used for Synthesis and Implementation. They should be set correctly as in the screenshot below. Make sure that the "Block Diagram Configuration" option is set to "Default HDL Language".


Toolchain Listing

If the "Synthesis tool" and/or "Implementation tool" are not properly set, click on the "Flow Settings" button to bring up another window where you can configure these settings. The proper settings are shown in the following screenshot. When you are done, click OK, and then Next to continue setting up the design.


Flow settings

You will now name your design. Name it something descriptive like "Lab 1" so that you will be able to keep track of designs as the quarter goes on. When you are done, click Next.


Naming the Design

Finally, you will be presented with a summary showing your design settings. If you are satistifed with these settings, click Finish to create the design and attach it to the workspace.


Design Summary


Step 3: Setting up Libraries

In order to use the provided components in your MIPS processor design, you will need to add the lib378 design to your workspace and add it to the symbols toolbox. To do this, begin by right clicking on the workspace in the Design Browser and select "Add Existing Design to Workspace".


Adding a Design to the Workspace

Select the file "lib378.adf" in the folder where you extracted lib378 to and click OK.


Selecting the lib378 Design

Once this is done, update lib378 by making it the active design, then right clicking on update_lib378.do and selecting "Execute".


Updating the Library

Once the script completes, switch back to your design as the active design. You can now add the lib378 symbols to the Symbols Toolbox. To do this, right click anywhere in the Symbols Toolbox and select "Select Libraries...".


Adding the Library

A list of libraries will now be displayed. Check the box beside lib378, which will be under User Libraries.


Selecting the Library

At this point, you can start designing your processor using the provided components. When you have completed your design, proceed to the next section of this guide in order to perform synthesis.
  Next Section: Synthesis


CSE logo Computer Science & Engineering
University of Washington
Box 352350
Seattle, WA  98195-2350
(206) 543-1695 voice, (206) 543-2969 FAX
[comments to Course Staff]