Today: Verilog and Sequential Logic

• Flip-flops

  • representation of clocks - timing of state changes
  • asynchronous vs. synchronous

• Counters (State Machines)

  • structural view (FFs separate from combinational logic)
  • behavioral view (synthesis of sequencers)

• More Advanced Verilog Features

  • $display() and $time() statements
  • non-blocking (RTL) assignment

Next slide

Back to first slide

View graphic version