FSM controller for CPU (decode)
Operation decode state
- next state branch based on operation code in instruction
- read two operands out of register file
- what if the instruction doesn’t have two operands?
branch based on value of Inst[15:13] and Inst[3:0]