FSM controller for CPU (reset and inst. fetch)
Assume Moore machine
- outputs associated with states rather than arcs
Reset state and instruction fetch sequence
On reset (go to Fetch state)
- start fetching instructions
- PC will set itself to zero mabus ? PC; memory read; IR ? memory data bus; PC ? PC + 1;