Decoder implementation using logic gates

1:2 decoder

2:4 decoder

active-high enable/active high outputs

Previous slide

Next slide

Back to first slide

View graphic version