Block diagram of processor
Register transfer view of Harvard architecture
- which register outputs are connected to which register inputs
- arrows represent data-flow, other are control signals from control FSM
- two MARs (PC and IR)
- two MBRs (REG and IR)
- load control for each register