Block diagram of processor
Register transfer view of Princeton architecture
- which register outputs are connected to which register inputs
- arrows represent data-flow, other are control signals from control FSM
- MAR may be a simple multiplexer rather than separate register
- MBR is split in two (REG and IR)
- load control for each register