PPT Slide
5 – Sequential Logic
© 1996 Gaetano Borriello
The 1s catching problem
16
In first R-S stage of master-slave FF
0-1-0 glitch on R or S while clock is high is "caught" by master stage
leads to constraints on logic to be hazard-free
Previous slide
Next slide
Back to first slide
View graphic version