PPT Slide
5 – Sequential Logic
© 1996 Gaetano Borriello
Clocks (cont'd)
Controlling an R-S latch with a clock
can't let R and S change while clock is active (allowing R and S to pass)
only have half of clock period for signal changes to propagate
signals must be stable for the other half of clock period
13
Previous slide
Next slide
Back to first slide
View graphic version