Memory with cross-coupled gates

Previous slide Next slide Back to first slide View graphic version