Cascading D flip-flops (con’t)

• Timing considerations

  • Propagation delays must exceed hold times
    • Guarantees that the following stage will latch the present valuebefore the value changes

In

Q0

Q1

Clk

tsu

tphl

th

tsu

th

tplh

Previous slide

Next slide

Back to first slide

View graphic version