Gated R-S latch timing

• State can change only when enable' is a logic 0

Set

Reset

S'

R'

enable'

Q

Q'

100

Previous slide

Back to first slide

View graphic version