Overview
Last lecture
Finished combinational logic
Introduced sequential logic
Steady-state abstraction
Feedback
Memory
Clocking
Today
R-S latch
Timing
State diagram
Characteristic equation
Next slide
Back to first slide
View graphic version