


# What's Inside the Buffer?




This device always “drives” either high or low.

Current is a function of pin voltage


Never High Impedence ‘Z’

Note: this one inverts the signal, but its just an example...

# I/O Port?



# I/O Ports



Output driver can be disconnected from the pin so that input buffer can sense only the input signal

This kind of bi-directional port requires a direction control register (SFR) for each bit of output (like StrongArm...)

## The 8051 (always has to be different)

Eliminate the need for configuration bits by making outputs that can only drive strongly low (sink). There are three kinds of pins on the 8051 (of course)


- No pull up
- Weak pull up
- Weak pull up with momentary strong pullup

To use a input pin, set output value to 1 (weak or no pullup). External signals just have to overpower the weak pull up (low resistance to ground).

As output, will go from 0 to 1 slowly unless you add an external pullup

Data sheet doesn't spec the resistance of the pull up, but it specs the Amount of current that will result in a given voltage at the pin. For Example, in Ports 1,2,3  $I_{oh} = -25\mu A$  at  $.75V_{cc}$ .

# I/O Ports (see 2-40 of AT89 Hardware Desc.)




It can drive a 0, but not a 1 (sinks current).

No direction bit required, just write a 1 to the port register to use as input pin.

# Application: External I/O bus

Q1) How can a processor detect a collision?



Communication bus:  
Each processor tries to send data, but detects collision. If collision, then stop transmitting

# Summary

---

## q Port 0:

used as address bus for external address/data bus. Uses active pullup in this mode. Fast

Can use as GPIO. Must use external pullup. Pullup size is power/speed tradeoff, can sink up to 3.2mA while maintaining a logic zero output.


## q Port 1 and 3:

GPIO only. External pullups are optional. Power/speed tradeoff, can sink up to 1.6mA while maintaining a logic zero output

## q Port 2:

Also used for external address bus. Has active and passive internal pullups. External pullups are optional in GPIO mode, up to 1.6mA.

# Example Problem (See elec. specs in AT89C55)



According to Data sheet:

Processor reads a zero if  $V_{pin} < .2V_{cc} - .3 = 0.7V$

$I_{low}$  (port 1) is .45V at 50uA. So what is max R?

$$(.45/50e-6) = 9Kohms$$

So the switch resistor better be smaller than 9Kohms. 4.7K is a good choice. 2.7 is okay but higher power!





# Careful w/ Coils (motors, valves, etc)

Steady state on current:  $V_{cc}/R$

$V_{ds} \sim 0$  ( $R_{ds} \sim 4m\Omega$ )

But, when we try to turn off the Mosfet quickly, what happens?

- $R_{ds}$  goes up quickly, but  $I_{ds}$  drops slowly)
- If  $R_{ds}$  becomes 1K, then  $V_{ds}$  becomes 100V
- And instantaneous power becomes 10W



# Absolute Maximum Current Ratings

- q Is there a limit to how much current we can sink if we don't care about what happens to our logic levels?
- q How much current did you sink in Lab1?
- q What was the voltage at the pin?
- q What is the maximum legal speaker power on port 0?  
10mA @ 8ohms = .8mW .... we want 200mW!

# Design Meeting

---

How are we going to make louder more interesting sounds??

Sample rate v. Frequency


How can we generate a complex tone (multiple notes simultaneously)

How should we use timers/interrupts to do siren?

What is midi?

Spreadsheet for tone generation


# Using single bit tones




- **Two tones generated by two single bit outputs.**
- **How do we add tone1 and tone2.**

# Our Version

Objective convert number of bits to current



# One Idea



Close.  $V_s$  decreases with increasing B. So each  $I_r$  decreases with increasing B.

3 bits is worse (Higher R constraint)

Does this sum? ( $I = Bx$ )

What must R be to protect the processor?

What is the worst case (1, 2, or 3 bits)?

How much power are we putting through the speaker in the worst case?

$$(26\text{mA})^2 * 8 = 5.4\text{mW}$$

# Another Idea

q Use a current amplifier (PNP Transistor)

$$I_{ce} \leq \beta I_b \quad (\text{assume } \beta=100)$$

Assume  $V_{be} = 0.7V$  when "on"

Assume  $V_{ce} = 1V$  when "on"


Assume  $\text{tone1} = 0V$

Pick  $R_c$  to protect the speaker

Pick  $R_b$  to protect the processor

while tu

sistor



$$I_s = ((.2/8)^{.5})/3 = \sim 50mA$$


$$R_c: 5 - (50mA * 8) - V_{ce} - (50mA * R_c) = 0$$

$$\text{so: } R_c = (5 - 1 - 0.4)/.05 = 72ohms$$

$$R_b: V_b/1mA = [5 - (8 * .05) - .7]/1mA = 3.9K!$$

# Final Circuit Design


Size  $R$  to match your speaker and to stay within the current limitations of the Processor.





# Ideal Solution

q Digital to Analog Converter




**Speaker cares about current, not voltage**

**What is algorithm to superimpose 1KHz tone with 500Hz tone**

**With a sampling rate of 10KHz**

# Software Summation

- q Add waveforms to get multiple tones (**think current through speaker, not voltage**)



**Note that lower frequency is smoother for a given sample rate**

# **What should we do in the next lab?**

---

# Synthesizer Algorithm

q Let  $\sin[]$  be a look up table with 256 entries (1 complete cycle)


q Every .1ms (10KHz)

$$P2 = \sin[t1] + \sin[t2] + \sin[t3] \dots$$

For 1KHz,  $t1 += 256/10$  is this hard? how do we implement this?

For 500Hz,  $t2 += 256/20$

At 8-bit resolution we can vary output from 0 to 255. Hi frequencies are smoother



q Can Compute arbitrary waveforms (not just tone summations)

# Summary

---

- q Review of basic Electronics
  - Capacitors
  - Inductors
  - Bipolar Transistors
  - MOS transistors
- q Review of 8051 I/O configuration