#### Flow of Control -- Conditional branch instructions

- · You can compare directly
  - Equality or inequality of two registers
- One register with 0 (>, <,  $\geq$ ,  $\leq$ )
- and branch to a target specified as
  - a signed displacement expressed in number of instructions (not number of bytes) from the instruction following the
  - in assembly language, it is highly recommended to use labels and branch to labeled target addresses because:
    - the computation above is too complicated
    - some pseudo-instructions are translated into two real instructions

10/8/2004

CSE378 Instr. encoding. (ct'd)

#### Examples of branch instructions

rs,rt,target #go to target if rs = rt Bea #go to target if rs = 0 Begz rs, target Bne rs,rt,target #go to target if rs != rt #go to target if rs < 0 Bltz rs, target

etc.

but note that you cannot compare directly 2 registers for <, > ...

10/8/2004

CSE378 Instr. encoding. (ct'd) 2

#### Comparisons between two registers

· Use an instruction to set a third register

#rd = 1 if rs < rt else rd = 0

sltu rd.rs.rt #same but rs and rt are considered unsigned

Example: Branch to Lab1 if \$5 < \$6

\$10,\$5,\$6 #\$10 = 1 if \$5 < \$6 otherwise \$10 = 0 \$10,Lab1 # branch if \$10 = 1, i.e., \$5<\$6 bnez

There exist pseudo instructions to help you! \$5,\$6,Lab1 # pseudo instruction translated into # slt \$1,\$5,\$6

#bne \$1,\$0,Lab1

Note the use of register 1 by the assembler and the fact that computing the address of Lab1 requires knowledge of how pseudo-instructions are expanded

10/8/2004 CSE378 Instr. encoding, (ct'd)

#### Unconditional transfer of control

• Can use "beqz \$0, target"

Very useful but limited range (± 32K instructions)

· Use of Jump instructions

target #special format for target byte address (26 bits)
\$rs #jump to address stored in rs (good for switch #statements and transfer tables)

· Call/return functions and procedures


jal target #jump to target address; save PC of #following instruction in \$31 (aka \$ra) jr \$31 # jump to address stored in \$31 (or \$ra)

Also possible to use  $\ \ jalr \ \ rs,rd \ \ \#jump$  to address stored in rs; rd = PC of  $\ \ \#$  following instruction in rd with default rd = \$31

CSE378 Instr. encoding. (ct'd) 10/8/2004

#### Branch addressing format

- Need Opcode, one or two registers, and an offset
  - No base register since offset added to PC
- When using one register (i.e., compare to 0), can use the second register field to expand the opcode
  - similar to function field for arith instructions



10/8/2004

CSE378 Instr. encoding. (ct'd)

#### How to address operands

- The ISA specifies addressing modes
- MIPS, as a RISC machine has very few addressing modes
  - register mode. Operand is in a register
  - base or displacement or indexed mode
  - Operand is at address "register + 16-bit signed offset"
  - immediate mode. Operand is a constant encoded in the
  - PC-relative mode. As base but the register is the PC

10/8/2004 CSE378 Instr. encoding. (ct'd)

### Some interesting instructions. Multiply

Multiplying 2 32-bit numbers yields a 64-bit result

- Use of HI and LO registers

Mult rs,rt #HI/LO = rs\*rt

Multu rs,rt

Then need to move the HI or LO or both to regular registers

 $\begin{array}{cccc} \text{mflo} & \text{rd} & \text{\#rd} = \text{LO} \\ \text{mfhi} & \text{rd} & \text{\#rd} = \text{HI} \\ \end{array}$ 

Once more the assembler can come to the rescue with a

pseudo inst

mul rd,rs,rt #generates mult and mflo

#and mfhi if necessary

10/8/2004 CSE378 Instr. encoding. (ct'd)

#### Some interesting instructions. Divide

- · Similarly, divide needs two registers
  - LO gets the quotient
  - HI gets the remainder
- If an operand is negative, the remainder is not specified by the MIPS ISA.

10/8/2004

CSE378 Instr. encoding. (ct'd)

#### Logic instructions

- Used to manipulate bits within words, set-up masks etc.
- · A sample of instructions

and rd,rs,rt #rd=AND(rs,rt) andi rd,rs,immed

or rd,rs,rt
xor rd,rs,rt

- Immediate constant limited to 16 bits (zeroextended). If longer mask needed, use Lui.
- There is a pseudo-instruction NOT

not rt,rs #does 1's complement (bit by bit #complement of rs in rt)

10/8/2004 CSE378 Instr. encoding. (ct'd)

### Example of use of logic instructions

Create a *mask* of all 1's for the low-order byte of \$6.

Don't care about the other bits.

ori \$6,\$6,0x00ff #\$6[7:0] set to 1's

• Clear high-order byte of register 7 but leave the 3 other bytes unchanged

lui \$5,0x00ff #\$5 = 0x00ff0000 ori \$5,\$5,0xffff #\$5 = 0x00ffffff

\$7,\$7,\$5 #\$7 =0x00..... (...whatever was #there before)

10/8/2004 CSE378 Instr. encoding. (ct'd)

# Shift instructions

• Logical shifts -- Zeroes are inserted

sll rd,rt,shm #left shift of shm bits; inserting 0's on #the right
srl rd,rt,shm #right shift of shm bits; inserting 0's #right shift of shm bits; inserting 0's #on the left

Arithmetic shifts (useful only on the right)
 - sra rd,rt,shm # Sign bit is inserted on the left

• Example let \$5 = 0xff00 0000

 sil
 \$6,\$5,3
 #\$6 = 0xf800 0000

 srl
 \$6,\$5,3
 #\$6 = 0x1fe0 0000

 sra
 \$6,\$5,3
 #\$6 = 0xffe0 0000

10/8/2004 CSE378 Instr. encoding. (ct'd)

## Example -- High-level language

10/8/2004 CSE378 Instr. encoding. (ct'd)

12

# Assembly language version

Assume: start address of array a in r15. We use r8 to store the value of i and r9 for the value 5 add \$8,\$0,\$0 #initialize i li \$9,5 #r9 has the constant 5 Loop: mul \$10,\$8,4 #r10 has i in bytes #could use a shift left by 2 \$14,\$10,\$15 #address of a[i]

addu \$9,0(\$14) #store 5 in a[i] addiu \$8,\$8,1 #increment i

\$8,100,Loop #branch if loop not finished #taking lots of liberty here!

13

10/8/2004 CSE378 Instr. encoding. (ct'd)

### Machine language version (generated by SPIM)

10/8/2004 CSE378 Instr. encoding. (ct'd) 14