

Multicycle Review Performance Examples

Single Cycle MIPS Implementation

- All instructions take the same amount of time
 - Signals propagate along longest path
 - CPI = 1
- Lots of operations happening in parallel
 - Increment PC
 - ALU
 - Branch target computation
- Inefficient

Multicycle MIPS Implementation

- Instructions take different number of cycles
 - Cycles are identical in length
- Share resources across cycles
 - E.g. one ALU for everything
 - Minimize hardware
- Cycles are independent across instructions
 - R-type and memory-reference instructions do different things in their 4th cycles
- CPI is 3,4, or 5 depending on instruction

Multicycle versions of various instructions

- R-type (add, sub, etc.) – 4 cycles
 1. Read instruction
 2. Decode/read registers
 3. ALU operation
 4. ALU Result stored back to destination register.
- Branch – 3 cycles
 1. Read instruction
 2. Get branch address (ALU); read regs for comparing.
 3. ALU compares registers; if branch taken, update PC

Multicycle versions of various instructions

- Load – 5 cycles
 1. Read instruction
 2. Decode/read registers
 3. ALU adds immediate to register to form address
 4. Address passed to memory; data is read into MDR
 5. Data in MDR is stored into destination register
- Store – 4 cycles
 1. Read instruction
 2. Decode/read registers
 3. ALU adds immediate to a register to form address
 4. Save data from the other source register into memory at address from cycle 3

Control for new instructions

- Suppose we introduce lw2r:
 - lw2r \$1, \$2, \$3:
 - compute address as $\$2 + \3
 - put result into \$1.
 - In other words: lw \$1, 0(\$2+\$3)
 - R-type instruction
 - How does the state diagram change?

Control for new instructions

- Suppose we introduce lw2r:
 - lw2r \$1, \$2, \$3:
 - compute address as \$2+\$3
 - Load value at this address into \$1
 - In other words: lw \$1, 0(\$2+\$3)
 - R-type instruction
 - How does the state diagram change?
 - New states: A,B,C
 - State 1 à (op="lw2r") State A à State B à State C à back to 0
 - A controls: ALUOp=00, ALUSrcA=1, ALUSrcB=0
 - B controls: MemRead=1, IorD = 1
 - C controls: RegDst = 1, RegWrite = 1, MemToReg = 1

Performance

- CPI: cycles per instruction
 - Average CPI based on instruction mixes
- Execution time = IC * CPI * C
 - Where IC = instruction count; C = clock cycle time
- Performance: inverse of execution time
- MIPS = million instructions per second
 - Higher is better
- Amdahl's Law:

$$Exec\ time\ after\ improvement = \frac{Exec.\ time\ affected\ by\ improvement}{Amount\ of\ improvement} + Exec\ time\ unaffected$$

Performance Examples

- Finding average CPI:

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

Performance Examples

- Finding average CPI:

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1
- CPI = 0.50*2 + 0.08*2 + 0.08*3 + 0.34*1
CPI = 1.74

Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- CPI = 1.74
- Assume a 2GHz P4, with program consisting of 1,000,000,000 instructions.
 - Find execution time

Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- CPI = 1.74, 2GHz P4, 10⁹ instructions.
- Execution_time = IC * CPI * Cyclotime
= 10⁹ * 1.74 * 0.5 ns = 0.87 seconds

Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- n We improve the design and change CPI of load/store to 1.
 - n Speedup assuming the same program?

Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- n We improve the design and change CPI of load/store to 1.
 - n Speedup assuming the same program/cycle time?
- n $CPI_{new} = 0.5*1 + 0.08*2 + 0.08*3 + 0.34*1$
- n $CPI_{new} = 1.24$
- n $Speedup = 1.74/1.24 = 1.4$

Amdahl's Law

$$Exec.time\ after\ improvement = \frac{Exec.time\ affected\ by\ improvement}{Amount\ of\ improvement} + Exec.time\ unaffected$$

- n Suppose I make my add instructions twice as fast.
 - n Suppose 20% of my program is doing adds
- n Speedup?
- n What if I make the adds infinitely fast?

Amdahl's Law

$$Exec.time\ after\ improvement = \frac{Exec.time\ affected\ by\ improvement}{Amount\ of\ improvement} + Exec.time\ unaffected$$

- n Suppose I make my add instructions twice as fast.
 - n Suppose 20% of my program is doing adds
- n Speedup?
- n $New\ Exectime = old_exectime(4/5 + (1/5)/2) = 9/10 * old_exectime$
- n $Speedup = 10/9$
- n What if I make the adds infinitely fast?
 - n $Speedup = 5/4$, only 20% improvement!

Multicycle performance example

- n Multicycle can have better performance than single cycle
 - n Instructions take only as many cycles as they need
- n CPI Example
 - n Loads: 5, stores: 4, R-type: 4, branches: 3
 - n % of total instructions: loads: 22%, stores: 11%, R-type: 50%, branches: 17%
 - n Same # of instructions for single cycle and multicycle!
 - n $CPI_{single} = 1$
 - n but each cycle of M_{single} is equivalent to 5 cycles of M_{multi}
 - n So effectively, $CPI_{single} = 5$ for this comparison
 - n $CPI_{multi} = 5*.22 + 4*.11 + 4*.50 + 3*.17 = 4.05$
 - n $Speedup = 5/4.05 = 1.2$