










# Pipelining review








### Data Hazards

- n Data dependence
  - n result of an operation needed before it is stored back in reg. file:
 

```
lw $1, 4($3)
add $2, $3, $4
or $3, $1, $2
```
  - n The data hazard above is read after write (RAW)
- n Data dependence (RAW) occurs when:
  - n An instruction wants to read a register in stage 2, and
  - n One instruction in stage 3 or stage 4 is going to write that register
    - n Note: if the instruction writing the register is in stage 5, this is fine since we can write a register and read it in the same cycle
- n Hazard detection unit compares register fields across stages.



### Resolving data dependencies


- n Have the compiler generate no-ops
  - n Don't have to deal with data hazards in hardware.
- n Stall the pipeline, i.e., create *bubbles*
  - n the resulting delays are the same as for no-ops
- n Send the result generated in stage 3 or stage 4 to the appropriate input of the ALU.
  - n This is *forwarding or bypassing*.
- n More performance at the cost of more hardware
  - n For one simple pipeline, cost is slightly more control and extra buses
  - n For several pipelines, say n, communication grows as  $O(n^2)$




### Forwarding a register twice?

- What if had:
  - add \$1, \$2, \$2
  - or \$1, \$3, \$4
  - and \$5, \$1, \$1
- Where do you forward \$1 from?





- ### Other hazards
- We've seen data hazards
    - when an instruction in the pipeline is *dependent* on another instruction still in the pipeline.
    - Resolved by:
      - Bypassing/forwarding
      - Stalling
  - Other types of hazards:
    - Structural hazards**
      - where two instructions at different stages want to use the same resource.
      - Solved by using more resources (e.g., instruction and data memory; several ALU's). Won't happen in our pipeline.
    - Control hazards**
      - happens on a taken branch.
      - Evaluation of branch condition and calculation of branch target is not completed before next instruction is fetched.



- ### Resolving control hazards
- Stall until result of the condition & target are known
    - too slow
  - Reduce penalty by redesigning the pipeline:
    - move branch calculation to ID stage
    - move branch comparison to ID stage
      - how to do quick compare?
    - use both edges of the clock
  - Delay slots
    - specify in ISA that instruction after branch is always executed.
  - Branch prediction
    - in IF stage, guess branch outcome
    - correct it if turns out to be wrong.

