#### Single Cycle MIPS Implementation

- n All instructions take the same amount of time
  - Signals propagate along longest path
  - . CPI = 1
- Lots of operations happening in parallel
  - n Increment PC
  - <sub>n</sub> ALU
  - Branch target computation
- <sub>n</sub> Inefficient

### Multicycle MIPS Implementation

- <sub>n</sub> Instructions take different number of cycles
  - " Cycles are identical in length
- <sup>n</sup> Share resources across cycles
  - E.g. one ALU for everything
  - <sub>n</sub> Minimize hardware
- n Cycles are independent across instructions
  - <sup>n</sup> R-type and memory-reference instructions do different things in their 4th cycles
- <sup>n</sup> CPI is 3,4, or 5 depending on instruction

#### Multicycle versions of various instructions

- n R-type (add, sub, etc.) 4 cycles
  - 1. Read instruction
  - 2. Decode/read registers
  - 3. ALU operation
  - 4. ALU Result stored back to destination register.
- $_{\scriptscriptstyle \mathrm{n}}$  Branch 3 cycles
  - 1. Read instruction
  - 2. Get branch address (ALU); read regs for comparing.
  - 3. ALU compares registers; if branch taken, update PC

#### Multicycle versions of various instructions

- <sub>n</sub> Load 5 cycles
  - Read instruction
  - Decode/read registers
    ALU adds immediate to register to form address
  - Address passed to memory; data is read into MDR
  - 5. Data in MDR is stored into destination register
- n Store 4 cycles
  - 1. Read instruction
  - 2. Decode/read registers
  - 3. ALU adds immediate to a register to form address
  - 4. Save data from the other source register into memory at address from cycle 3  $\,$

### Control for new instructions

- $_{\scriptscriptstyle \rm n}$  Suppose we introduce lw2r:
  - n lw2r \$1, \$2, \$3:
    - compute address as \$2+\$3
    - put result into \$1.
    - In other words: lw \$1, 0(\$2+\$3)
  - <sub>n</sub> R-type instruction
  - h How does the state diagram change?

### Control for new instructions

- $_{\scriptscriptstyle \rm n}$  Suppose we introduce lw2r:
  - lw2r \$1, \$2, \$3:
    - compute address as \$2+\$3
    - Load value at this address into \$1
    - $_{\scriptscriptstyle \rm I\! I}$  In other words: lw \$1, 0(\$2+\$3)
  - R-type instruction
  - How does the state diagram change?
    - . New states: A,B,C
      - a State 1 à (op='hv2r') State A à State B à State C à back to 0
    - A controls: ALUOp=00, ALUSrcA=1, ALUSrcB=0
    - B controls: MemRead=1, IorD = 1
    - C controls: RegDst = 1, RegWrite = 1, MemToReg = 1

### Performance

- <sub>n</sub> CPI: cycles per instruction
  - Average CPI based on instruction mixes
- $_{\scriptscriptstyle \mathrm{D}}$  Execution time = IC \* CPI \* C
  - Mhere IC = instruction count; C = clock cycle time
- $_{\scriptscriptstyle \rm n}$  Performance: inverse of execution time
- <sub>n</sub> MIPS = million instructions per second
  - " Higher is better
- n Amdahl's Law:

 $\label{eq:exectime} Exectime \ after improvement = \frac{Exec. time \ affected \ by improvement}{Amount \ of \ improvement} + Exec. time \ unaffected$ 

# Performance Examples

<sub>n</sub> Finding average CPI:

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

### Performance Examples

<sub>n</sub> Finding average CPI:

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

 $_{\scriptscriptstyle \rm IL}$  CPI = 0.50\*2 + 0.08\*2 + 0.08\*3 + 0.34\*1 CPI = 1.74

## Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- n CPI = 1.74
- Assume a 2GHz P4, with program consisting of 1,000,000,000 instructions.
  - . Find execution time

### Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- <sub>n</sub> CPI = 1.74, 2GHz P4, 10^9 instructions.
- Execution\_time = IC \* CPI \* Cycletime = 10^9 \* 1.74 \* 0.5 ns = 0.87 seconds

### Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- $_{\scriptscriptstyle \rm I\!I}$  We improve the design and change CPI of load/store to 1.
  - $_{\scriptscriptstyle \rm I\!\! I}$  Speedup assuming the same program?

# Performance Examples

Instruction Type	Frequency	CPI
load/store	50%	2
jal/jr	8%	2
Branches	8%	3
ALU	34%	1

- $_{\scriptscriptstyle \rm I\! I}$  . We improve the design and change CPI of load/store to 1.
  - Speedup assuming the same program/cycle time?
- ${}^{\text{n}} \quad \text{CPI}_{\text{new}} = 0.5*1 + 0.08*2 + 0.08*3 + 0.34*1 \text{ CPI}_{\text{new}} = 1.24$
- $_{\text{n}}$  Speedup = 1.74/1.24 = 1.4

### Amdahl's Law

 $Exec. \textit{time after improvement} = \frac{Exec. \textit{time affected by improvement}}{Amount of improvement} + Exec. \textit{time unaffected}$ 

- $_{\scriptscriptstyle \rm n}$   $\,$  Suppose I make my add instructions twice as fast.
  - Suppose 20% of my program is doing adds
- n Speedup?
- <sup>n</sup> What if I make the adds infinitely fast?

### Amdahl's Law

 $\label{eq:exectime} \textit{Exec.time after improvement} = \frac{\textit{Exec.time affected by improvement}}{\textit{Amount of improvement}} + \textit{Exec.time unaffected}$ 

- $_{\scriptscriptstyle \rm I\!I}$  . Suppose I make my add instructions twice as fast.
  - Suppose 20% of my program is doing adds
- n Speedup?

New Exectime = old\_exectime(4/5 + (1/5)/2) =  $9/10 * old_exectime$ Speedup = 10/9

n What if I make the adds infinitely fast?

Speedup = 5/4, only 20% improvement!