Caching

Caching is a general technique for exploiting the locality of data reference to make it appear as if there is a large amount of fast memory.

Memory Technology	Typical Access Time	\$/MB ('97)
SRAM	5 - 25ns	\$100 - \$250
DRAM	60 - 120ns	\$5 - \$10
Magnetic Disk	10 ⁷ - 2x10 ⁷ ns	\$0.10 - \$0.20

Larry Snyder, 2000 All rights reserve

Terminology

Locality -- the property of memory references to cluster
Temporal locality -- the tendency of the time intervals
between references to a given address to be small
Spatial locality -- the tendency of the distances between
consecutive memory references to be small
Memory hierarchy -- a characteristic of computer design in

which a series of storage technologies are used such that the access time is faster as the memory is closer to the processor and the capacity is larger as the memory is further from the processor

[add \$4,55,56]

add \$4,\$5,\$6 lcw1 \$12,0(\$4) lcw1 \$13,4(\$4) sw \$7,0(\$29) sw \$8,4(\$29) bne \$9,\$0,loop

,\$0,loop

Terminology, continued


Cache -- memory closest to the processor in a memory hierarchy
Caching -- any storage management technique exploiting locality
Upper/lower level -- memory closer/further from the processor
Block -- unit of memory transfer between two levels in a memory
hierarchy. Also called a cache line

Hit/Miss -- accessing data present/not present in a hierarchy level
Hit rate -- ratio of hits to total references. Miss rate = 1 - Hit rate
Hit time -- time to hit in the cache

Miss penalty -- time to move a block from a lower level in the hierarchy and satisfy the processor's request




Larry Snyder, 2000 All rights reserve




Direct Mapped Cache Fields

- The Tag field stores the msbs of the address.
- The Valid Bit indicates whether the data in the cache block is correct and available.
- The Data field stores the contents of the block.



O Larry Snyder, 2000 All rights reserved



Handling Misses

The processor has to stall the instruction that missed; instruction misses stall the pipeline at IF while data misses stall in MEM.

Operations by controller on a miss:

- 1. Compute PC-4
- 2. Access address in main memory and wait for completion.
- 3. Move data to cache, write tag bits, set Valid.
- 4. Restart execution pipeline at the fetch for instruction misses, or MEM for data misses.

Larry Snyder, 2000 All rights reserve

