

## Lecture 9

---

- ◆ Logistics
  - HW3 posted, due on Friday
  - Lab3 this week
- ◆ Last lecture
  - Verilog
- ◆ Last last lecture
  - K-maps examples
  - K-map high dimension example
  - Don't cares
- ◆ Today
  - Don't care (review)
  - POS minimization with K-map
  - Design examples with K-map

CSE370, Lecture 9

1

## The "WHY" slide

---

- ◆ Don't cares
  - Sometimes the logic output doesn't matter. When we don't care if the output is 0 or 1, rather than assigning random outputs, it is best to denote it as "Don't care." If you learn how to use the "don't care's", you will be able to build even more efficient circuits than without them.
- ◆ Design examples with K-map
  - Doing K-map is fun, but when it is combined with an actual design problem you will see how k-map fits into the whole scheme of logic design.

CSE370, Lecture 9

2

## Revisit Don't cares example: Truth table for a BCD increment-by-1

INPUTS				OUTPUTS			
A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X



- Function F computes the next number in a BCD sequence

If the input is  $0010_2$ , the output is  $0011_2$

- BCD encodes decimal digits 0–9 as  $0000_2$ – $1001_2$

Don't care about binary numbers  $1010_2$ – $1111_2$

CSE370, Lecture 9

3

## Example: with don't cares

◆  $F(A,B,C,D) = \Sigma m(1,3,5,7,9) + d(6,12,13)$

- $F = A'D + B'C'D$  *without using don't cares*
- $F = A'D + C'D$  *using don't cares*

		AB		A	
		00	01	11	10
CD	00	0	0	X	0
	01	1	1	X	1
C	11	1	1	0	0
	10	0	X	0	0
		B		D	

Assign X == "1"  
⇒ allows a 2-cube rather than a 1-cube

CSE370, Lecture 9

4

## POS minimization using k-maps


- ◆ Using k-maps for POS minimization
  - Encircle the zeros in the map
  - Interpret indices complementary to SOP form

		A			
		00	01	11	10
C	AB				
	CD				
	00	1	0	0	1
	01	0	1	0	0
11	1	1	1	1	
10	1	1	1	1	
		B			

$$F = (B'+C+D)(B+C+D')(A'+B'+C)$$

Same idea as the Truth Table

## Design example: a two-bit comparator



block diagram

truth table

A	B	C	D	LT	EQ	GT
0	0	0	0	0	1	0
		0	1	1	0	0
		1	0	1	0	0
		1	1	1	0	0
0	1	0	0	0	0	1
		0	1	0	1	0
		1	0	1	0	0
		1	1	1	0	0
1	0	0	0	0	0	1
		0	1	0	0	1
		1	0	0	1	0
		1	1	1	0	0
1	1	0	0	0	0	1
		0	1	0	0	1
		1	0	0	0	1
		1	1	0	1	0

Need a 4 -variable Karnaugh map for each of the 3 output functions

### Design example: a two-bit comparator (con't)

**K-map for LT**

	AB		A	
CD	00	01	11	10
00	0	0	0	0
01	1	0	0	0
11	1	1	0	1
10	1	1	0	0
	B		D	

**K-map for EQ**

	AB		A	
CD	00	01	11	10
00	1	0	0	0
01	0	1	0	0
11	0	0	1	0
10	0	0	0	1
	B		D	

**K-map for GT**

	AB		A	
CD	00	01	11	10
00	0	1	1	1
01	0	0	1	1
11	0	0	0	0
10	0	0	1	0
	B		D	

LT =  $A'B'D + A'C + B'CD$

EQ =  $A'B'C'D' + A'BC'D + ABCD + AB'CD'$   
 $= (A \text{ xnor } C) \cdot (B \text{ xnor } D)$


GT =  $BC'D' + AC' + ABD'$

CSE370, Lecture 9

7

### Design example: a two-bit comparator (con't)

◆ Two ways to implement EQ:




Option 1:  
EQ =  $A'B'C'D' + A'BC'D + ABCD + AB'CD'$

5 gates but they require lots of inputs

Option 2  
EQ =  $(A \text{ xnor } C) \cdot (B \text{ xnor } D)$

XNOR is constructed from 3 simple gates




7 gates but they all have 2 inputs each

CSE370, Lecture 9

8

## Design example: a two-bit comparator (con't)


### Circuit schematics



CSE370, Lecture 9

9

## Design example: BCD increment by 1



Need a 4 -variable Karnaugh map for each of the 4 output functions

CSE370, Lecture 9

10

## Design example: BCD increment by 1 (con't)

$O_8 = I_4 I_2 I_1 + I_8 I_1'$   
 $O_4 = I_4 I_2' + I_4 I_1' + I_4' I_2 I_1$

$O_2 = I_8' I_2' I_1 + I_2 I_1'$   
 $O_1 = I_1'$

We **greatly** simplify the logic by using the don't cares

Karnaugh maps for  $O_8$ ,  $O_4$ ,  $O_2$ , and  $O_1$  are shown. The maps are annotated with pink and blue boxes highlighting the minterms used in the logic equations.

CSE370, Lecture 9

11

## Design example: BCD increment by 1 (con't)


◆ Draw the circuit schematic

- $O_8 = I_4 I_2 I_1 + I_8 I_1'$
- $O_4 = I_4 I_2' + I_4 I_1' + I_4' I_2 I_1$
- $O_2 = I_8' I_2' I_1 + I_2 I_1'$
- $O_1 = I_1'$

CSE370, Lecture 9

12

## Design example: a two-bit multiplier



block diagram

truth table

A2	A1	B2	B1	P8	P4	P2	P1
0	0	0	0	0	0	0	0
		0	1	0	0	0	0
		1	0	0	0	0	0
		1	1	0	0	0	0
0	1	0	0	0	0	0	0
		0	1	0	0	0	1
		1	0	0	0	1	0
		1	1	0	0	1	1
1	0	0	0	0	0	0	0
		0	1	0	0	1	0
		1	0	0	1	0	0
		1	1	0	1	1	0
1	1	0	0	0	0	0	0
		0	1	0	0	1	1
		1	0	0	1	1	0
		1	1	1	0	0	1

Need a 4 -variable Karnaugh map for each of the 4 output functions

## Two-bit multiplier (cont'd)

$P_8 = A_2 A_1 B_2 B_1$

A2A1	A2			
B2B1	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	0	1	0
10	0	0	0	0

A1

$P_4 = A_2 B_2 B_1' + A_2 A_1' B_2$

A2A1	A2			
B2B1	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	0	0	1
10	0	0	1	1

A1

$P_2 = A_2' A_1 B_2 + A_1 B_2 B_1' + A_2 B_2' B_1 + A_2 A_1' B_1$

A2A1	A2			
B2B1	00	01	11	10
00	0	0	0	0
01	0	0	1	1
11	0	1	0	1
10	0	1	1	0

A1

$P_1 = A_1 B_1$

A2A1	A2			
B2B1	00	01	11	10
00	0	0	0	0
01	0	1	1	0
11	0	1	1	0
10	0	0	0	0

A1