


## Lecture 21


- ◆ Logistics
  - HW7 due Wednesday
  - Lab 9 this week and next week
- ◆ Last lecture
  - A bigger FSM example: Hungry Robot Ant in Maze --- Started
- ◆ Today
  - Continue on the same example
  - FSM simplification

## Robotic ant in a maze

- ◆ Robot ant, physical maze
  - Maze has no islands
  - Corridors are wider than ant
  - Design the robotic ant's brain to get to the food!




## Robot Ant behavior




## Notations

- ◆ Sensors on L and R antennae
  - Sensor = "1" if touching wall; "0" if not touching wall
  - ↳ L'R' ≡ no wall
  - ↳ L'R ≡ wall on right
  - ↳ LR' ≡ wall on left
  - ↳ LR ≡ wall in front
- ◆ Movement
  - F ≡ forward one step
  - TL ≡ turn left slightly
  - TR ≡ turn right slightly

## 1. State Diagram from last class



## 1. State Diagram before Minimization



## 2. State Transition Table

- Using symbolic states and outputs


state L R	next state	outputs
LOST 0 0	LOST	F
LOST X 1	E	F
LOST 1 0	G	F
E 0 0	B	TL
E X 1	E	TL
E 1 0	G	TL
G 0 0	B	TL
G X 1	E	TL
G 1 0	G	TL
A 0 0	B	TL, F
A 0 1	A	TL, F
A 1 0	G	TL, F
A 1 1	E	TL, F
B 0 0	B	TR, F
B 0 1	A	TR, F
B 1 0	G	TR, F
B 1 1	E	TR, F

Same outputs and transitions  
⇒ can merge states

CSE370, Lecture 21

7


## 1. Before Minimization



CSE370, Lecture 21

8

## 3. State Minimization



Result of merging states E and G

CSE370, Lecture 21

9

## 4. State encoding

state L R	next state	outputs	state L R	next state	outputs
LOST 0 0	LOST	F	X Y	X+ Y+	F TR TL
LOST X 1	E	F	0 0 0 0	0 0	1 0 0
LOST 1 0	E	F	0 0 X 1	0 1	1 0 0
E 0 0	B	TL	0 0 1 0	0 1	1 0 0
E X 1	E	TL	0 1 0 0	1 1	0 0 1
E 1 0	E	TL	0 1 X 1	0 1	0 0 1
A 0 0	B	TL, F	0 1 1 0	0 1	0 0 1
A 0 1	A	TL, F	1 0 0 0	1 1	1 0 1
A 1 X	E	TL, F	1 0 0 1	1 1	1 0 1
B 0 0	B	TR, F	1 0 1 0	1 0	1 0 1
B 0 1	A	TR, F	1 0 1 X	0 1	1 0 1
B 1 0	A	TR, F	1 1 0 0	1 1	1 1 0
B 1 X	E	TR, F	1 1 0 1	1 0	1 1 0
			1 1 1 X	0 1	1 1 0

CSE370, Lecture 21

10

## 5. Next state logic minimization

state L R	next state	outputs
X Y	X+ Y+	F TR TL
0 0 0 0	0 0	1 0 0
0 0 X 1	0 1	1 0 0
0 0 1 0	0 1	1 0 0
0 1 0 0	1 1	0 0 1
0 1 X 1	0 1	0 0 1
0 1 1 0	0 1	0 0 1
1 0 0 0	1 1	1 0 1
1 0 0 1	1 0	1 0 1
1 0 1 1	1 0	1 0 1
1 0 1 X	0 1	1 0 1
1 1 0 0	1 1	1 1 0
1 1 0 1	1 0	1 1 0
1 1 1 X	0 1	1 1 0

X+	X
0	1
1	1
0	0
0	0
1	0
0	0

Y+	X
0	1
1	1
1	1
1	0
1	1
1	0

F	X
1	0
1	0
1	0
1	0
1	0
1	0

TR	X
0	0
0	0
0	0
0	0
0	0
0	0


TL	X
0	1
0	1
0	1
0	1
0	1
0	1

CSE370, Lecture 21

11

## 6. Circuit Implementation

- Outputs are a function of the current state only - Moore machine




CSE370, Lecture 24

12

## Extra credit (worth 10pts equivalent in a midterm)

Design the robotic ant's brain with virtual maze representation

- Due last day in class, Friday, March 13; printouts only
- Graded on clarity and completeness of explanation
- No questions will be answered, no late submission accepted



CSE370, Lecture 21

13

## The maze

### Virtual maze

- 128 × 128 grid
  - Stored in memory
  - 16384 8-bit words
- $XY$  is maze addresses
  - $X$  is the ant's horizontal position (7 bits)
  - $Y$  is the ant's vertical position (7 bits)
- Each memory location says
  - 00000001 = No wall
  - 00000010 = North wall
  - 00000100 = West wall
  - 00001000 = South wall
  - 00010000 = East wall
  - 00100000 = Exit

Can have multiple walls  
Example: 00001100  
⇒ Walls on South and East

CSE370, Lecture 21


14

## Design of different components

Pre-designed:



Submit the designs for:



CSE370, Lecture 21

15

## Recommendations

### Memory controller

- Move horizontally: Increment or decrement  $X$
- Move vertically: Increment or decrement  $Y$

### Shift register for heading

- N: 0001
- W: 0010
- S: 0100
- E: 1000
- Rotate right when ant turns right
- Rotate left when ant turns left

### Combinational logic for antennae logic

CSE370, Lecture 21

16

## The "WHY" slide

### FSM minimization


- It is best to minimize FSM before expressing it as a logic circuit. As you saw in the ant robot example, minimization step is about looking for some patterns and merging states. There are systematic ways to do this (rather than the way we'd done it for the ant example) and we will learn them here.

CSE370, Lecture 21

17

## FSM Minimization

### Two simple FSMs for odd parity checking




CSE370, Lecture 21

18

## Collapsing States

- ◆ We can make the top machine match the bottom machine by collapsing states  $S_0$  and  $S_2$  onto one state




CSE370, Lecture 21

19

## FSM Design on the Cheap

- ◆ Let's say we start with this FSM for even parity checking




CSE370, Lecture 21

20

## FSM Design on the Cheap

- ◆ Now an enterprising engineer comes along and says, "Hey, we can turn our even parity checker into an odd parity checker by just adding one state."



CSE370, Lecture 21

21

## Two Methods for FSM Minimization

- ◆ Row matching
  - Easier to do by hand
  - Misses minimization opportunities
- ◆ Implication table
  - Guaranteed to find the most reduced FSM
  - More complicated algorithm (but still relatively easy to write a program to do it)

CSE370, Lecture 21

22

## A simple problem

- ◆ Design a Mealy machine with a single bit input and a single bit output. The machine should output a 0, except once every four cycles, if the previous four inputs matched one of two patterns (0110, 1010)


- ◆ Example input/output trace:

in: 0010 0110 1100 1010 0011 ...  
out: 0000 0001 0000 0001 0000 ...

CSE370, Lecture 21

23

## ... and a simple solution



CSE370, Lecture 21

24

## Find matching rows

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	0	0
0	S <sub>1</sub>	S <sub>3</sub>	S <sub>4</sub>	0	0
1	S <sub>2</sub>	S <sub>5</sub>	S <sub>6</sub>	0	0
00	S <sub>3</sub>	S <sub>7</sub>	S <sub>8</sub>	0	0
01	S <sub>4</sub>	S <sub>9</sub>	S <sub>10</sub>	0	0
10	S <sub>5</sub>	S <sub>11</sub>	S <sub>12</sub>	0	0
11	S <sub>6</sub>	S <sub>13</sub>	S <sub>14</sub>	0	0
000	S <sub>7</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
001	S <sub>8</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
010	S <sub>9</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
011	S <sub>10</sub>	S <sub>0</sub>	S <sub>0</sub>	1	0
100	S <sub>11</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
101	S <sub>12</sub>	S <sub>0</sub>	S <sub>0</sub>	1	0
110	S <sub>13</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
111	S <sub>14</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0

CSE370, Lecture 21

25

## Merge the matching rows

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	0	0
0	S <sub>1</sub>	S <sub>3</sub>	S <sub>4</sub>	0	0
1	S <sub>2</sub>	S <sub>5</sub>	S <sub>6</sub>	0	0
00	S <sub>3</sub>	S <sub>7</sub>	S <sub>8</sub>	0	0
01	S <sub>4</sub>	S <sub>9</sub>	S <sub>10</sub>	0	0
10	S <sub>5</sub>	S <sub>11</sub>	S <sub>12</sub>	0	0
11	S <sub>6</sub>	S <sub>13</sub>	S <sub>14</sub>	0	0
000	S <sub>7</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
001	S <sub>8</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
010	S <sub>9</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
011 or 101	S <sub>10</sub>	S <sub>0</sub>	S <sub>0</sub>	1	0
100	S <sub>11</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
110	S <sub>13</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
111	S <sub>14</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0

CSE370, Lecture 21

26

## Merge until no more rows match

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	0	0
0	S <sub>1</sub>	S <sub>3</sub>	S <sub>4</sub>	0	0
1	S <sub>2</sub>	S <sub>5</sub>	S <sub>6</sub>	0	0
00	S <sub>3</sub>	S <sub>7</sub>	S <sub>7</sub>	0	0
01	S <sub>4</sub>	S <sub>7</sub>	S <sub>10</sub>	0	0
10	S <sub>5</sub>	S <sub>7</sub>	S <sub>10</sub>	0	0
11	S <sub>6</sub>	S <sub>7</sub>	S <sub>7</sub>	0	0
Not (011 or 101)	S <sub>7</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
011 or 101	S <sub>10</sub>	S <sub>0</sub>	S <sub>0</sub>	1	0

CSE370, Lecture 21

27


## The final state transition table

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	0	0
0	S <sub>1</sub>	S <sub>3</sub>	S <sub>4</sub>	0	0
1	S <sub>2</sub>	S <sub>4</sub>	S <sub>4</sub>	0	0
00 or 11	S <sub>3</sub>	S <sub>7</sub>	S <sub>7</sub>	0	0
01 or 10	S <sub>4</sub>	S <sub>7</sub>	S <sub>10</sub>	0	0
Not (011 or 101)	S <sub>7</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
011 or 101	S <sub>10</sub>	S <sub>0</sub>	S <sub>0</sub>	1	0

CSE370, Lecture 21

28

## A more efficient solution



CSE370, Lecture 21

29