

## Lecture 22

- State encoding
  - One-hot encoding
  - Output encoding
- State partitioning

1


## FSM design

- FSM design procedure
  1. State diagram
  2. State-transition table
  3. State minimization
  4. State encoding
  5. Next-state logic minimization
  6. Implement the design

2


## Usual example

- 15 cents for a cup of coffee
- Doesn't take pennies or quarters
- Doesn't provide any change



3

## After state minimization



present state	inputs		next state	output open
	D	N		
0¢	0	0	0¢	0
	0	1	5¢	0
	1	0	10¢	0
5¢	0	0	5¢	0
	0	1	10¢	0
	1	0	15¢	0
10¢	0	0	10¢	0
	0	1	15¢	0
	1	0	15¢	0
15¢	1	1	15¢	1
	-	-	15¢	1

symbolic state table

4

## How many state encodings?

- Assume  $n$  state bits and  $m$  states
  - $2^n! / (2^n - m)!$  possible encodings
    - Example: 3 state bits, 4 states, 1680 possible state assignments
- Which encoding is best?
  - Want to pick state encoding strategy that results in optimizing your criteria
    - FSM size (amount of logic and number of FFs)
    - FSM speed (depth of logic and fan-in/fan-out)
    - FSM ease of design or debugging

5

## State encoding strategies

- No guarantee of optimality
  - An intractable problem
- Most common strategies
  - Binary (sequential) – number states as in the state table
  - Random – computer tries random encodings
  - Heuristic – rules of thumb that seem to work well
    - e.g. Gray-code – try to give adjacent states (states with an arc between them) codes that differ in only one bit position
  - One-hot – use as many state bits as there are states
  - Output – use outputs to help encode states
  - Hybrid – mix of a few different ones (e.g. One-hot + heuristic)

6

# One-hot encoding

- One-hot: Encode n states using n flip-flops
  - Assign a single "1" for each state
    - Example: 0001, 0010, 0100, 1000
  - Propagate a single "1" from one flip-flop to the next
    - All other flip-flop outputs are "0"

# One-hot variants

- The inverse: One-cold encoding
  - Assign a single "0" for each state
    - Example: 1110, 1101, 1011, 0111
  - Propagate a single "0" from one flip-flop to the next
    - All other flip-flop outputs are "1"

# One-hot variants


- "almost one-hot" encoding (modified one-hot encoding)
  - Use no-hot (000...0) for the initial (reset state)
  - Assumes you never revisit the reset state till reset again

# One-hot encoding


- Often the best/convenient approach for FPGAs
  - FPGAs have many flip-flops
- Draw FSM directly from the state diagram
  - + One product term per incoming arc
  - Complex state diagram  $\Rightarrow$  complex design
  - Many states  $\Rightarrow$  many flip flops

# Vending machine


present state inputs		next state		output	
$Q_3 Q_2 Q_1 Q_0$	D N	$D_3 D_2 D_1 D_0$	open		
0 0 0 1	0 0	0 0 0 1	0		
	0 1	0 0 1 0	0		
	1 0	0 1 0 0	0		
	1 1	- - - -	-		
0 0 1 0	0 0	0 0 1 0	0		
	0 1	0 1 0 0	0		
	1 0	1 0 0 0	0		
	1 1	- - - -	-		
0 1 0 0	0 0	0 1 0 0	0		
	0 1	1 0 0 0	0		
	1 0	1 0 0 0	0		
	1 1	- - - -	-		
1 0 0 0	- -	1 0 0 0	1		



# Designing from state diagram



$$\begin{aligned}
 D_0 &= Q_0 D' N' \\
 D_1 &= Q_0 N + Q_1 D' N' \\
 D_2 &= Q_0 D + Q_1 N + Q_2 D' N' \\
 D_3 &= Q_1 D + Q_2 D + Q_2 N + Q_3 \\
 OPEN &= Q_3
 \end{aligned}$$




## Output encoding

- Reuse outputs as state bits
  - Why create new functions when you can use outputs?
  - Bits from state assignments are the outputs for that state
    - Take outputs directly from the flip-flops
- Yields small circuits for most FSMs

13

## Output encoding



14


## FSM partitioning

- Break a large FSM into two or more smaller FSMs
  - Less states in each partition
    - Simpler minimization and state assignment
    - Smaller combinational logic
    - Shorter critical path
  - But more logic overall

15

## Example


- Partition into two halves



16

## Introduce idle states


- SA and SB handoff control between machines



17

## Partitioning rules

Rule #1: Source-state transformation  
Replace by transition to idle state (SA)




Rule #2: Destination state transformation  
Replace with exit transition from idle state




18

## Partitioning rules

- Rule #3: Multiple transitions with same source or destination
  - Source  $\Rightarrow$  Replace by transitions to idle state (SA)
  - Destination  $\Rightarrow$  Replace with exit transitions from idle state




- Rule #4: Hold condition for idle state  
"OR exit conditions and invert"



19


## Example



20

## Example


- Count sequence  $S_0, S_1, S_2, S_3, S_4, S_5$ 
  - $S_2$  goes to  $S_A$  and holds, leaves after  $S_5$
  - $S_5$  goes to  $S_B$  and holds, leaves after  $S_2$
  - Down sequence is similar



21

## Example

- Compare behavior on UUUUUU:



22

## Example

- 4-state machines need 2 state bits each – total 4 state bits
  - Enough to represent 16 states, though the combination of the two FSMs has only 6 different configurations
- Why do this?
  - Each FSM may be much simpler to think about (and design logic for) than the original FSM (not here, though)
  - Essential to do this partitioning for large FSMs

23

## Minimize communication

- Ideal world: Two machines handoff control
  - Separate I/O, states, etc.
- Real world: Minimize handoffs and common I/O
  - Minimize number of state bits that cross boundary

24